module and_module#(parameter WIDTH=34)
(
    input   [WIDTH-1:0] d0_i,
    input   [WIDTH-1:0] d1_i,
    output  [WIDTH-1:0] d_o
);

   // fill out; easy!
	assign	d_o = d0_i & d1_i;
	
endmodule